| Bit31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Access | |||||||
| Reset | |||||||
| Bit23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Access | |||||||
| Reset | |||||||
| Bit15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Access | |||||||
| Reset | |||||||
| Bit7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| USB | DMAC | PORT | NVMCTRL | DSU | PAC1 | ||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 |
USB APB Clock Enable
| Value | Description |
|---|---|
| 0 | The APBB clock for the USB is stopped. |
| 1 | The APBB clock for the USB is enabled. |
DMAC APB Clock Enable
| Value | Description |
|---|---|
| 0 | The APBB clock for the DMAC is stopped. |
| 1 | The APBB clock for the DMAC is enabled. |
PORT APB Clock Enable
| Value | Description |
|---|---|
| 0 | The APBB clock for the PORT is stopped. |
| 1 | The APBB clock for the PORT is enabled. |
NVMCTRL APB Clock Enable
| Value | Description |
|---|---|
| 0 | The APBB clock for the NVMCTRL is stopped. |
| 1 | The APBB clock for the NVMCTRL is enabled. |
DSU APB Clock Enable
| Value | Description |
|---|---|
| 0 | The APBB clock for the DSU is stopped. |
| 1 | The APBB clock for the DSU is enabled. |
PAC1 APB Clock Enable
| Value | Description |
|---|---|
| 0 | The APBB clock for the PAC1 is stopped. |
| 1 | The APBB clock for the PAC1 is enabled. |