Overview

The Inter-IC Sound Controller (I2S) provides bidirectional, synchronous and digital audio link with external audio devices.

This controller is compliant with the Inter-IC Sound (I2S) bus specification. It supports TDM interface with external multi-slot audio codecs. It also supports PDM interface with external MEMS microphones.

The I2S consists of two Clock Units and two Serializers, that can be enabled separately, to provide Master, Slave, or controller modes, and operate as Receiver or Transmitter.

The pins associated with I2S peripheral are SDm, FSn, SCKn, and MCKn pins, where n=[0,1] denotes the of clock unit and m=[0,1] is the Serializers instance.

FSn is referred to as Word Select in standard I2S mode operation and as Frame Sync in TDM mode. Peripheral DMAC channels, separate for each Serializer, allow a continuous high bitrate data transfer without processor intervention to the following:

Each Serializer supports using either a single DMAC channel for all data channels, or two separate DMAC channels for different data channels.

The I2S supports 8- and 16-bit compact stereo format. This helps in reducing the required DMA bandwidth by transferring the left and right samples within the same data word.

Usually, an external audio codec or digital signal processor (DSP) requires a clock which is a multiple of the sampling frequency fs (eg. 384×fs). The I2S peripheral in Master Mode and Controller mode is capable of outputting an output clock ranging from 16×fs to 1024×fs on the Master Clock pin (MCKn).