DMA, Interrupts and Events

Table 1. Module Request for I2S
Condition DMA request DMA request is cleared Interrupt request Event input/output
Receive Ready YES When data is read YES  
Transmit Ready (Buffer empty) YES When data is written YES  
Receive Overrun     YES  
Transmit Underrun     YES