In Pulsed Compare mode the duty cycle is one prescaled PWM clock period that
starts when the timer matches the parameter value and ends one prescaled PWM clock
period later. The outputs start in the Inactive state and then go active during the duty
cycle. Block and timing diagrams follow.
Figure 1. Pulsed Compare Block
Diagram
Figure 2. Pulsed Compare Timing
Diagram
