| Bit7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ASYNCH | NMIFILTEN | NMISENSE[2:0] | |||||
| Access | R/W | R/W | R/W | R/W | R/W | ||
| Reset | 0 | 0 | 0 | 0 | 0 | ||
Asynchronous Edge Detection Mode
The NMI edge detection can be operated synchronously or asynchronously to the EIC clock.
| Value | Description |
|---|---|
| 0 | The NMI edge detection is synchronously operated. |
| 1 | The NMI edge detection is asynchronously operated. |
Non-Maskable Interrupt Filter Enable
| Value | Description |
|---|---|
| 0 | NMI filter is disabled. |
| 1 | NMI filter is enabled. |
Non-Maskable Interrupt Sense
These bits define on which edge or level the NMI triggers.
| Value | Name | Description |
|---|---|---|
| 0x0 | NONE | No detection |
| 0x1 | RISE | Rising-edge detection |
| 0x2 | FALL | Falling-edge detection |
| 0x3 | BOTH | Both-edge detection |
| 0x4 | HIGH | High-level detection |
| 0x5 | LOW | Low-level detection |
| 0x6 - 0x7 | - | Reserved |