INTFLAG

Interrupt Flag Status and Clear

Name:: INTFLAG
Offset:: 0x18
Reset:: 0x00000000
Access:: –

Bit31	30	29	28	27	26	25	24

Access
Reset
Bit23	22	21	20	19	18	17	16
		EVD5	EVD4	EVD3	EVD2	EVD1	EVD0
Access		R/W	R/W	R/W	R/W	R/W	R/W
Reset		0	0	0	0	0	0
Bit15	14	13	12	11	10	9	8

Access
Reset
Bit7	6	5	4	3	2	1	0
		OVR5	OVR4	OVR3	OVR2	OVR1	OVR0
Access		R/W	R/W	R/W	R/W	R/W	R/W
Reset		0	0	0	0	0	0

Bits 21:16 – EVDn: Event Detected Channel n [n=5..0]

Event Detected Channel n [n=5..0]

This flag is set on the next CLK_EVSYS_APB cycle when an event is being propagated through the channel, and an interrupt request will be generated if INTENCLR/SET.EVDn is '1'.

When the event channel path is asynchronous, the EVDn interrupt flag will not be set.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the Event Detected Channel n interrupt flag.

Bits 5:0 – OVRn: Overrun Channel n [n=5..0]

Overrun Channel n [n=5..0]

This flag is set on the next CLK_EVSYS_APB cycle when an event is being propagated through the channel, and an interrupt request will be generated if INTENCLR/SET.OVRn is '1'.

When the event channel path is asynchronous, the OVRn interrupt flag will not be set.

Writing '0' to this bit has no effect.

Writing '1' to this bit will clear the Overrun Detected Channel n interrupt flag.